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 
Abstract— Using calibrated simulations, we report a detailed 
study of the doping-less tunnel field effect transistor (TFET) on a 
thin intrinsic silicon film using charge plasma concept. Without 
the need for any doping, the source and drain regions are formed 
using the charge plasma concept by choosing appropriate work 
functions for the source and drain metal electrodes. Our results 
show that the performance of the doping-less TFET is similar to 
that of a corresponding doped TFET. The doping-less TFET is 
expected to be free from problems associated with random 
dopant fluctuations. Further, fabrication of doping-less TFET 
does not require high-temperature doping/annealing processes 
and therefore, cuts down the thermal budget opening up the 
possibilities for fabricating TFETs on single crystal silicon-on-
glass substrates formed by wafer scale epitaxial transfer. 
 
Index Terms—Band-to-band Tunneling, Tunnel Field Effect 
Transistor (TFET), charge-plasma, TCAD, simulation. 
I. INTRODUCTION 
unnel field-effect transistors (TFET) are attracting wide 
attention because of their low subthreshold swing and low 
OFF-state leakage current [1-8]. Since the channel current is 
controlled by the tunneling mechanism on the source side, 
TFETs are more immune to short-channel effects (such as VT 
roll-off) unlike the conventional nanoscale MOSFETs [9-11]. 
However, the low ON-state current in Si TFETs, due to poor 
band-to-band tunneling efficiency, is a major challenge to be 
overcome. This problem is being extensively studied using 
strain, hetero-structures, low bandgap materials, high-k gate 
insulators and nanowires [6, 11-14]. The other problem with 
the TFET is that in aggressively scaled devices, random 
variability in transistor performance due to random dopant 
fluctuations (RDF) can become significant [15]. The effects of 
RDF, such as an unacceptably large increase in the OFF-state 
current, have recently been demonstrated in TFETs [16-19]. 
The presence of doped source and drain regions in TFETs also 
necessitates a complex thermal budget due to the need for ion 
implantation and expensive thermal annealing techniques [20-
22]. Abrupt junctions are essential for efficient tunneling in 
TFETs [1,2,7]. However, creating abrupt junctions using high 
temperature processes is not easy due to the diffusion of the 
dopant atoms from the source/drain regions into the channel. 
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Fig. 1.  Cross sectional view of (a) the conventional double gate TFET and (b) 
the doping-less TFET. 
 
In this work, we report a detailed study on the doping-less 
TFET on intrinsic silicon film using the charge plasma 
concept [23-26]. In the doping-less TFET structure, without 
the need for any doping, the “p” source and the “n” drain are 
induced in the intrinsic silicon body by choosing the source 
and drain metal electrodes with suitable work functions. On 
the basis of calibrated simulation results, we demonstrate that 
the doping-less TFET’s performance is similar to that of a 
corresponding doped TFET. Our idea can also be extended to 
realize the electron-hole bilayer TFET on an intrinsic 
semiconductor layer [27] but without the need for doping the 
source and drain regions. It may be pointed out that the 
doping-less TFET is not a combination of Schottky barrier 
FET (SBFET) and TFET. This is because the doping-less 
TFET does not have a Schottky junction between the induced 
“p” source and the channel. However, in the SBFET, the 
Schottky junction is between the metal source and the channel 
[28]. 
The doping-less TFET has the potential to realize TFETs 
using a low temperature process on single crystal silicon-on-
glass substrates [29] as ion-implantation and subsequent high-
temperature annealing are not required to fabricate the doping-
less TFET. A possible realization of TFETs without a high 
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temperature budget on silicon-on-glass substrates not only 
makes them suitable for electronics such as displays but also 
leads to bio- and opto-compatibility [30]. Since a charge 
plasma p-n junction has already been experimentally 
demonstrated [23] and the charge plasma based doping-less 
bipolar junction transistor [25,26] and the junction-less TFET 
have been reported [8], we believe that our results may 
provide the incentive for further exploration of the doping-less 
TFET. 
II. DEVICE STRUCTURE AND SIMULATION PARAMETERS 
The cross sectional views of the conventional doped TFET 
and the doping-less TFET are shown in Fig. 1. The parameters 
for the conventional double-gate TFET used in our simulation 
are [6]: channel region doping ND = 1×10
17
/cm
3
, P
+ 
source 
doping NA = 1×10
20
/cm
3
, N
+ 
drain doping ND = 5×10
18
/cm
3
, 
silicon film thickness (Tsi) = 10nm, gate oxide thickness (Tox) 
= 3nm, channel length (L) = 50 nm and gate work function = 
4.5 eV. 
The simulation parameters for the doping-less TFET are 
same as above except for the formation of the “p” source and 
“n” drain on the intrinsic silicon body with an intrinsic carrier 
concentration ni = 1.0 ×10
15
/cm
3
. To maintain uniform 
induced carrier distribution throughout the silicon thickness in 
the source and drain regions, from the oxide-Si interface to the 
Si-buried oxide interface along the Y-direction, the silicon 
film thickness has to be kept within the Debye length, i.e.,  
    √(     ) (  )  where εSi is the dielectric constant of 
silicon, VT is the thermal voltage, and N is the carrier 
concentration in the body [24]. Our results do not change even 
if the silicon body carrier concentration is higher than ni (up to 
10
17
/cm
3
) due to any unintentional doping of the silicon body 
which is normally the case when the silicon films are grown 
epitaxially. We have chosen a film thickness of 10 nm as used 
in other simulation based TFET works [6,11,31,32]. Since we 
have not considered any quantum mechanical effects in our 
study, we have limited the choice of the silicon film thickness 
to 10 nm. For silicon film thicknesses below 10 nm, one 
would have to consider quantum mechanical effects [33]. 
In the doping-less TFET, the “p” source and “n” drain 
regions are formed using the charge plasma concept [23-26]. 
Under thermal equilibrium conditions, for creating the “n” 
drain region by inducing electrons with a concentration similar 
to the N
+ 
drain doping of the reference device  in the intrinsic 
silicon body, hafnium (work function=3.9 eV) is employed as 
the drain metal electrode. Similarly, for creating the “p” 
source region by inducing holes with a concentration similar 
to the P
+
 source doping of the reference device  in the intrinsic 
silicon body, platinum (work function = 5.93 eV [34]) is 
employed as the source metal electrode. We have inserted a 
0.5 nm thick silicon dioxide between the source metal 
electrode and the silicon film to avoid the possibility of 
silicide formation. To minimize the chances of silicide 
formation, one could also use a thicker high-κ dielectric (for 
an EOT = 0.5 nm) between the source metal electrode and 
silicon. However, while choosing the dielectric thickness, care  
 
Fig. 2. The electron and hole concentrations of the doping-less TFET at 1 nm 
below the Si-SiO2 interface under thermal equilibrium and ON-state 
conditions (VGS  = VDS  = 1.0 V).  
 
 
 
 
 
  
 
Fig. 3. Contour plots of (a) the electron and (b) the hole carrier concentrations 
for VDS = 100 mV and (c) the electron and (d) the hole carrier concentrations 
for VDS = 1.0 V with VGS fixed at 1.0 V. 
 
must be taken to make sure that the induced source carrier 
concentration is reasonably high. This will ensure that the 
subthreshold swing is not adversely affected. Silicide 
formation can also be suppressed using substrate bias during 
the metal sputtering [35]. We have inserted a 3.0 nm thick 
silicon dioxide between the drain metal electrode and silicon 
to induce the drain region electron concentration similar to 
that of the reference TFET [6]. The spacer oxide thickness 
between the source and gate electrodes (LGAP,S) is kept at 3 nm 
and between the drain and gate electrodes (LGAP,D) at 15 nm 
which is approximately equal to the depletion region width on 
the drain-channel side in a conventional doped TFET. 
The TFET structures in Fig. 1 are simulated using Silvaco 
Atlas V5.18.3.R device simulation tool [36]. Drift-diffusion 
current transport model is considered in the simulations. 
Lombardi mobility model and concentration dependent SRH 
recombination model are used [36]. We have not considered 
the charge induced band-gap narrowing (BGN) [37] while 
simulating the doping-less TFET. This is because our 
simulation tool does not have an appropriate model for the 
carrier induced BGN. Therefore, for a fair comparison, we 
have not included the dopant induced BGN effects in the 
conventional TFET. Non local band to band tunneling (BTBT) 
model is used to account for the spatial profile of the energy 
bands and also to account for the spatial separation of 
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Fig. 4. Valence and conduction band energy in the OFF-state (VGS  = 0 V, VDS  
= 1.0 V) and ON-state (VGS  = VDS  = 1.0 V) at 1 nm below the Si-SiO2 
interface for the doping-less TFET. 
 
electrons generated in the conduction band from the holes 
generated in the valence band [6]. The grid points in the 
device are kept at 0.5 nm spacing in the y-direction across the 
thickness of the silicon film and at 0.2 nm spacing in the x-
direction from the source-channel junction to the channel-
drain junction.  The results of the work reported in [6] are first 
reproduced to calibrate the model parameters as done in our 
earlier works [11,31,32] to avoid the use of default parameters 
of the simulator. 
III. RESULTS AND DISCUSSION 
The electron and hole concentrations for the doping-less TFET 
under thermal equilibrium (VGS = VDS  = 0 V) and ON-state 
(VGS = VDS  = 1.0 V) conditions are shown in Fig. 2. The 
induced thermal equilibrium hole and electron concentrations 
are similar to the source and drain dopings of the conventional 
TFET. What is to be noted is that in the doping-less TFET, the 
induced hole and electron carrier concentrations do not change 
significantly when the gate and drain voltages are applied. In 
Fig. 3, we have also shown the contour plots of the electron 
and hole carrier concentrations for VDS = 100 mV and 1.0 V 
with VGS fixed at 1.0 V. These plots help us in understanding 
how the electron and hole carrier concentrations vary across 
the device for different bias conditions. 
The energy band diagrams of the doping-less TFET in the 
ON-state and OFF-state are shown in Fig. 4. In the ON-state, 
the valence band energy of the source side is aligned with the 
conduction band energy of the channel. This reduces the 
tunnel width in the ON-state increasing the tunneling 
probability. Looking at Fig. 4, it is clear that although the 
source and drain regions are created in the intrinsic silicon 
body without any doping, the carrier injection mechanism of 
this device is expected to be no different with respect to the 
conventional TFETs.   
 
Fig. 5. Energy band diagrams in ON-state (VGS  = VDS  = 1.0 V) for the doping-
less TFET along two horizontal cut-lines: one at the top and the other at the 
bottom of the silicon film (1 nm away from the oxide-silicon interface). 
 
 
Fig. 6. Hole and electron concentrations in the source and drain regions, 
respectively, along the thickness of the silicon film for the doping-less TFET. 
 
 Fig. 5 shows the energy band diagrams for the doping-less 
TFET in ON-state (VGS  = VDS  = 1.0 V) along two horizontal 
cut-lines at the top and the bottom of the silicon film. We 
notice from Fig. 4 that the tunneling width on top of the 
silicon film is shorter compared to the tunneling width at the 
bottom of the silicon film. This difference in the tunneling 
width is due to the non-uniformity of the induced carrier 
concentrations in the source and drain regions of the doping- 
less TFET as shown in Fig. 6.  In the conventional TFET, the 
source and drain regions are uniformly doped in the y- 
direction across the thickness of the silicon film. However, in 
the case of the doping-less TFET, the metal electrodes for 
inducing the free carriers are present only on the top side of 
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Fig. 7.  Transfer characteristics of the doping-less TFET compared with that 
of the corresponding conventional TFET [6] for (a) VDS = 100 mV and (b) VDS 
= 1.0 V. 
 
 
Fig. 8. ON-state current of the doping-less TFET versus the spacer thickness 
on the source side LGAP,S. 
 
the silicon film making the carrier concentrations asymmetric. 
On the other hand, if a FinFET like structure is used, the 
electrodes for inducing the charge carriers in the doping-less 
TFET can be present on both sides of the silicon film making 
the carrier concentrations identical on both sides of the silicon 
film.  
The transfer characteristics of the doping-less TFET are 
shown in Fig. 7 and they follow a trend similar to that of a 
conventional TFET. To make sure that computational noise 
does not affect the accuracy of the calculated Ioff, a very fine 
mesh is used in our simulations across the region where 
tunneling takes place. For VDS = 1.0 V and VGS = 0 V, the 
OFF-state current of the doping-less TFET is as low as 1×10
-17
 
A/µm. For VDS = 1.0 V and VGS = 1.5 V, the ON-state current 
of the doping-less TFET is ~1.1×10
-5
 A/µm which is similar to 
that of the conventional TFET [6].  
The ON-state current can, however, be improved if the 
spacer thickness on the source side (LGAP,S) is reduced. The 
spacer thickness between the source and gate electrodes 
determines the closeness of the gate field to the tunneling path 
on the source side. LGAP,S is an important parameter in 
determining the tunneling probability and hence the ON-state 
current and should be chosen carefully. Thin spacer oxides are 
commonly used in TFET fabrication and may potentially 
affect the device performance due to parasitic capacitance 
[20,38]. However, the advantages of a doping-less TFET such 
as immunity to random dopant fluctuations and lower thermal 
budgets make this device worth exploring. 
Fig. 8 shows the ON-state current variation versus the 
spacer thickness on the source side (LGAP,S) for the doping-less 
TFET. It is seen that the ON-state current reduces as LGAP,S is 
increased from 3 nm to 15 nm. An increase in LGAP,S reduces 
(i) the abruptness of the source-channel junction gradient 
leading to an increase in the tunneling width and (ii) moves 
the source-channel tunneling path away from the gate field 
reducing the tunneling efficiency. Therefore, LGAP,S should be 
as small as possible to get a good ON-state current. To reduce 
the dependence of ON-state current on process induced 
variations in LGAP,S, the spacer oxide deposition needs to be 
done carefully using techniques such as atomic layer 
deposition (ALD) [39]. In conventional TFETs with doped 
junctions, it is important to have a sharp lateral source doping 
profile to enhance the transport of tunneling carriers [40]. 
However, to achieve a sharp doping profile, the process 
conditions need to be controlled very carefully using MBE, 
plasma implantation or laser annealing techniques [41]. On the 
other hand, in the case of doping-less TFET, it appears from 
Fig. 2 that steepness in the carrier profiles on the source side 
can be achieved by controlling the sidewall oxide spacer 
thickness. This property of the doping-less TFET could be 
exploited for improving the tunneling efficiency across the 
source-channel junction.  
The output characteristics of the doping-less TFET are 
shown in Fig. 9. We observe that the doping-less TFET 
exhibits clear exponential and saturation regions of operation. 
The saturation region in the output characteristics is due to the 
tunneling width becoming progressively less dependent on 
VDS as the drain voltage is increased.  
The average subthreshold swing for the doping-less TFET 
and the conventional TFET is calculated using [6]: 
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Fig. 9.  Output characteristics of the doping-less TFET with saturation 
behavior similar to that of a MOSFET. 
 
where the gate voltage at which the drain current becomes 
1×10
-7
 A/µm is taken as the threshold voltage Vt, Voff is the 
gate voltage at which the device is in OFF-state, Ivt is the drain 
current at threshold and Ioff is the OFF-state current when the 
gate voltage is zero. From Fig. 6 (b), the average subthreshold 
swing is found to be ~ 100 mV/decade for the doping-less 
TFET and is same as for the conventional TFET [6].  
An increase in the ON-state current and a reduction in the 
average subthreshold swing of the doping-less TFET could be 
realized by using strain, high-k dielectric, narrow bandgap 
materials such as germanium or heterostructures. 
IV. CONCLUSION 
A detailed study of the doping-less TFET using charge 
plasma concept is reported using two-dimensional simulations. 
Our results demonstrate that although the source and drain 
regions are induced on an intrinsic silicon body without the 
need for any doping, the source-channel tunneling process in 
the doping-less TFET can be controlled by a gate voltage 
similar to that of a conventional TFET. Due to the absence of 
dopant atoms in the doping-less TFET, it is expected to be 
immune to random dopant fluctuations. Moreover, the 
fabrication of the doping-less TFET does not demand high 
thermal budgets for creating the source and drain opening up 
the possibility of realizing TFETs on other substrates such as 
single-crystal silicon-on-glass. The results presented in this 
paper are preliminary in terms of ON-state current and 
subthreshold slope. However, many of the techniques that are 
currently being studied to improve these two parameters could 
also be employed to enhance the performance of the doping-
less TFET. Our results may provide the incentive for further 
exploration of this device. 
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